## CLAIMS

What is claimed is:

- 1. A power-on reset circuit to generate a reset signal, comprising:
- a pull-up resistor connected between a supply voltage and a tracking node;
- a pull-down transistor connected between the tracking node and ground potential, the tracking node generating a voltage indicative of the reset signal; and
- a voltage divider circuit connected between the supply voltage and ground potential, the voltage divider circuit having a first ratioed voltage node coupled to the gate of the pull-down transistor.
- 2. The circuit of Claim 1, wherein the voltage divider circuit comprises:
- a first resistor connected between the voltage supply and the first ratioed voltage node; and
- a second resistor connected between the first ratioed voltage node and ground potential.
- 3. The circuit of Claim 1, wherein the voltage divider circuit comprises:
- a first resistor connected between the voltage supply and the first ratioed voltage node;
- a second resistor connected between the first ratioed voltage node and a second ratioed voltage node;
- a third resistor connected between the second ratioed voltage node and ground potential; and
- a shunt transistor connected between the second ratioed voltage node and ground potential, and having a gate responsive to the reset signal.
- 4. The circuit of Claim 3, wherein the POR circuit deasserts the reset signal when the supply voltage reaches a power-up reset level, and asserts the reset signal when the supply voltage falls below a power-down reset level.

- 5. The circuit of Claim 4, wherein the power-up reset level comprises a first factor multiplied by a threshold voltage of the pull-down transistor, the first factor determined by the relative resistances of the first and second resistors.
- 6. The circuit of Claim 5, wherein the power-down reset level comprises a second factor multiplied by the threshold voltage of the pull-down transistor, the second factor determined by the relative resistances of the first, second, and third resistors.
- 7. The circuit of Claim 6, wherein the first and second factors comprise resistance ratios characterized by the voltage divider circuit.
- 8. The circuit of Claim 4, wherein the shunt transistor selectively shunts the third resistor in response to the reset signal to provide hysteresis between the power-up reset level and the power-down reset level.
- 9. The circuit of Claim 8, wherein the hysteresis between the power-up reset level and the power-down reset level is determined by the third resistor.
- 10. The circuit of Claim 1, wherein the pull-down and shunt transistors comprise NMOS transistors.
- 11. The circuit of Claim 1, further comprising:
  a buffer circuit having an input coupled to the
  tracking node and an output to generate the reset signal.
- 12. The circuit of Claim 11, wherein the buffer circuit comprises:
- a first inverter having an input coupled to the tracking node, and having an output; and
  - a second inverter having an input coupled to the output

of the first inverter and having an output to generate the reset signal.

- 13. The circuit of Claim 1, wherein the POR circuit is part of a programmable logic device.
- 14. A power-on reset circuit to generate a reset signal, comprising:
- a first resistor connected between a voltage supply and a first ratioed voltage node;
- a second resistor connected between the first ratioed voltage node and a second ratioed voltage node;
- a third resistor connected between the second ratioed voltage node and ground potential;
- a pull-up resistor connected between the supply voltage and a tracking node, the tracking node generating a voltage indicative of the reset signal;
- a first transistor connected between the tracking node and ground potential, and having a gate coupled to the first ratioed voltage node; and
- a second transistor connected between the second ratioed voltage node and ground potential, and having a gate responsive to the reset signal.
- 15. The circuit of Claim 14, wherein the POR circuit de-asserts the reset signal when the supply voltage reaches a power-up reset level, and asserts the reset signal when the supply voltage falls below a power-down reset level.
- 16. The circuit of Claim 15, wherein the power-up reset level is a predetermined multiple of a threshold voltage of the first transistor, the predetermined multiple determined by a ratio of resistances of the first and second resistors.
- 17. The circuit of Claim 15, wherein the power-down reset level is a predetermined multiple of a threshold voltage of the first transistor, the predetermined multiple

determined by a ratio of resistances of the first, second, and third resistors.

- 18. The circuit of Claim 14, wherein the second transistor selectively shunts the third resistor in response to the reset signal.
- 19. The circuit of Claim 14, wherein the first and second transistors comprise NMOS transistors.
- 20. The circuit of Claim 14, further comprising: a buffer circuit having an input coupled to the tracking node and an output to generate the reset signal.
- 21. The circuit of Claim 20, wherein the buffer circuit comprises:
- a first inverter having an input coupled to the tracking node, and having an output; and
- a second inverter having an input coupled to the output of the first inverter and having an output to generate the reset signal.
- 22. The circuit of Claim 14, wherein the POR circuit is part of a programmable logic device.
- 23. A power-on reset circuit to generate a reset signal, comprising:
- a pull-up resistor connected between a supply voltage and a tracking node;
- a pull-down transistor connected between the tracking node and ground potential, and having a gate responsive to a control voltage; and

means for generating the control voltage as a predetermined factor of a threshold voltage of the pull-down transistor.

- 24. The circuit of Claim 23, wherein the means for generating comprises a voltage divider circuit.
- 25. The circuit of Claim 23, further comprising: means for selectively adjusting the predetermined factor in response to the reset signal.
- 26. The circuit of Claim 25, wherein the means for generating comprises:
- a first resistor connected between the voltage supply and a first ratioed voltage node;
- a second resistor connected between the first ratioed voltage node and a second ratioed voltage node; and
- a third resistor connected between the second ratioed voltage node and ground potential.
- 27. The circuit of Claim 26, wherein the means for selectively adjusting comprises a shunt transistor connected in parallel with the third resistor and having a gate responsive to the reset signal.
- 28. A method for generating a reset signal, comprising: providing a pull-up resistor connected between a supply voltage and a tracking node;

providing a pull-down transistor connected between the tracking node and ground potential;

generating a control voltage using a voltage divider circuit; and

controlling the conductivity of the pull-down transistor with the control voltage.

- 29. The method of Claim 27, wherein the control voltage comprises a predetermined fraction of the supply voltage.
- 30. The method of Claim 28, further comprising: selectively adjusting the predetermined fraction in response to the reset signal.